Harmonic Buffer Management Policy for Shared Memory Switches

نویسندگان

  • Alexander Kesselman
  • Yishay Mansour
چکیده

We introduce a new general scheme for shared memory nonpreemptive scheduling policies. Our scheme utilizes a system of inequalities and thresholds and accepts a packet if it does not violate any of the inequalities. We demonstrate that many of the existing policies can be described using our scheme, thus validating its generality. We propose a new scheduling policy, based on our general scheme, which we call the Harmonic policy. Our simulations show that the Harmonic policy both achieves high throughput and easily adapts to changing load conditions. We also perform a theoretical analysis of the Harmonic policy and demonstrate that its throughput competitive ratio is almost optimal.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Buffer Management in the Sliding-Window (SW) Packet Switch for Priority Switching

Switch and router architectures employing a shared buffer are known to provide high throughput, low delay, and high memory utilization. Superior performance of a shared-memory switch compared to switches employing other buffer strategies can be achieved by carefully implementing a buffer-management scheme. A buffer-sharing policy should allow all of the output interfaces to have fair and robust...

متن کامل

Dynamic Partitioning: A Mechanism for Shared-Memory Management

In this paper, we propose a novel buffer management scheme in order to regulate the individual queue lengths in a shared-memory switch. The primary motivations of our scheme are: i) provide differentiated allocations to the queues sharing the memory, where the allocations are directly derived from the Call Admission Control (CAC) parameters; ii) allow for the co–existence of regulated and best-...

متن کامل

Building network Packet Buffers in High Bandwidth Switches and Routers

All packet switches contain packet buffers to hold packets during times of congestion. The capacity of a high performance router is often dictated by the speed of its packet buffers. Highspeed routers rely on well-designed packet buffers that support multiple queues, provide large capacity and short response times. Some researchers suggested combined SRAM/DRAM hierarchical buffer architectures ...

متن کامل

Analysis of a Memory Architecture for Fast Packet Buffers

All packet switches contain packet buffers to hold packets during times of congestion. The capacity of a high performance router is often dictated by the speed of its packet buffers. This is particularly true for a shared memory switch where the memory needs to operate at times the line rate, where is the number of ports in the system. Even input queued switches must be able to buffer packets a...

متن کامل

STANFORD HPNG TECHNICAL REPORT TR01-HPNG-081501 Techniques for Fast Shared Memory Switches

Shared memory is commonly used to build output queued (OQ) switches. An OQ switch is known to maximize throughput, minimize delay and can offer QoS guarantees. However it is generally believed that high capacity switches cannot be built from shared memory switches because the requirements on the memory size, memory bandwidth and memory access time increase linearly with the line rate and the nu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Theor. Comput. Sci.

دوره 324  شماره 

صفحات  -

تاریخ انتشار 2002